Part Number Hot Search : 
MBR1535 TETR7 WP2773ED C9716JT HT3810E FAN2013 APE1084H A01RF
Product Description
Full Text Search
 

To Download SLD-1083CZ Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 SLD-1083CZ
Product Description
Sirenza Microdevices' SLD-1083CZ is a robust 4 Watt high performance LDMOS transistor designed for operation from to 2700MHz. It is an excellent solution for applications requiring high linearity and efficiency at a low cost. The SLD-1083CZ is typically used in the design of driver stages for power amplifiers, repeaters, and RFID applications.The power transistor is fabricated using Sirenza's latest, high performance LDMOS II process.
Pb
RoHS Compliant & Green Package
4 Watt Discrete LDMOS FET in Ceramic Package
Functional Schematic Diagram
ESD Protection
Product Features
* * * * * * * * * * *
4 Watt Output P1dB Single Polarity Supply Voltage High Gain: 18 dB at 915 MHz High Efficiency: 47% at 10W CW XeMOS II LDMOS Integrated ESD Protection, Class 1B
Applications
Base Station PA driver Repeaters RFID Military Communication GSM/CDMA
Unit MHz dB % dB dBc Watt dBm dBm C/W Min 18 40 -9.5 Typ 19 43 -12 -30 4 21 29 11 Max 2700 -26 -
Case Flange = Ground
RF Specifications
Symbol Frequency Gain Efficiency IRL Parameter Frequency of Operation 3 Watt CW, 902-928MHz Drain Efficiency at 3 Watt CW, 915MHz
Input Return Loss, 3 Watt Output Power, 915MHz 3rd Order IMD at 3 Watt PEP (Two Tone), 915MHz 1dB Compression (P1dB), 915MHz
Linearity
IS-95, 9 Ch Fwd, Offset=750KHz, ACPR Integrated Bandwidth, ACPR=-55dB IS-95, 9 Ch Fwd, Offset=750KHz, ACPR Integrated Bandwidth, ACPR=-45dB
RTH Test Conditions
Thermal Resistance (Junction-to-Case) VDS = 28.0V, IDQ = 30mA, TFlange = 25C
DC Specifications
Symbol gm VGS Threshold VDS Breakdown Ciss Crss Coss RDSon Parameter Forward Transconductance @ 30mA IDS IDS=3mA, VDS=28V 1mA VDS current Input Capacitance (Gate to Source) VGS=0V VDS=28V Reverse Capacitance (Gate to Drain) VGS=0V VDS=28V Output Capacitance (Drain to Source) VGS=0V VDS=28V Drain to Source Resistance, VGS=10V VDS=250mV Unit mA / V Volts Volts pF pF pF Min Typical 150 4.2 65 5.2 0.2 3.2 3.0 Max
The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or ommisions. Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems. Copyright 2005 Sirenza Microdevices, Inc. All worldwide rights reserved.
303 S. Technology Court, Broomfield, CO 80021
Phone: (800) SMI-MMIC 1
http://www.sirenza.com EDS-104013 Rev D
SLD-1083CZ 2700MHz 4 Watt LDMOS FET
Quality Specifications
Parameter ESD Rating MTTF Description Human Body Model 85oC Leadframe, 200oC Channel Unit Volts Hours Typical 750 1.2 X 106
Pin Description
Pin # 1 2 Flange Function Gate Drain Source, Gnd Description Transistor RF input and gate bias voltage. The gate bias voltage must be temperature compensated to maintain constant bias current over the operating temperature range. Care must be taken to protect against video transients that exceed the maximum input power or voltage. Transistor RF output and drain bias voltage. Typical voltage 28V. Exposed area on the bottom side of the package needs to be mechanically attached to the ground plane of the board for optimum thermal and RF performance. See mounting instructions for recommendation.
Pin Diagram
ESD Protection
Pin 1
Pin 2
Note 1: Gate voltage must be applied to VGS lead concurrently or after application of drain voltage to prevent potentially destructive oscillations. Bias voltages should never be applied to the transistor unless it is properly terminated on both input and output. Note 2: The required VGS corresponding to a specific IDQ will vary from device to device due to the normal die-to-die variation in threshold voltage withLDMOS transistors. Note 3: The threshold voltage (VGSTH) of LDMOS transistors varies with device temperature. External temperature compensation may be required. See Sirenza application notes AN-067 LDMOS Bias Temperature Compensation.
Case Flange = Ground
Absolute Maximum Ratings
Parameters Drain Voltage (VDS ) Gate Voltage (VGS) RF Input Power Load Impedance for Continuous Operation Without Damage Output Device Channel Temperature Lead Temperature During Solder Reflow Operating Temperature Range Storage Temperature Range Value 35 20 +30 10:1 +200 +270 -20 to +90 -40 to +100 Unit Volts Volts dBm VSWR C C C C
Operation of this device beyond any one of these limits may cause permanent damage. For reliable continuous operation see typical setup values specified in the table on page one.
Caution: ESD Sensitive
Appropriate precaution in handling, packaging and testing devices must be observed.
303 S. Technology Court Broomfield, CO 80021
Phone: (800) SMI-MMIC 2
http://www.sirenza.com EDS-104013 Rev D
SLD-1083CZ 2700MHz 4 Watt LDMOS FET
Typical Performance Curves in 900 MHz Application Circuit
50 45 40 Gain (dB), Efficiency (%) 35 30 25 20 15 10 5 0 900
CW Gain, Efficiency, IRL vs Frequency Vdd=28V, Idq=50mA, Pout=3W
0
24
CW Gain, Efficiency vs Pout Vdd=28V, Idq=50mA, Freq=915 MHz
60
-4
23
50
IRL
-12
21
30
20
20
Gain
19
-16
Efficiency
10
905
910
915
920
-20 925
18 0 1 2 Pout (W) 3 4 5
0
Frequency (MHz)
60
2 Tone Gain, Efficiency, Linearity and IRL vs Frequency Vdd=28V, Idq=50mA, Pout=3W PEP, Delta F=1 MHz Gain IM3 IM7 Efficiency IM5 IRL
0
50 45
2 Tone Gain, Efficiency, Linearity vs Pout Vdd=28V, Idq=50mA, Freq=915 MHz, Delta F=1 MHz
-20 -25 -30 -35 IMD (dBc) -40 -45 -50 -55
50 Gain (dB), Efficiency (%)
-10
Gain (dB), Efficiency (%)
40
40
-20
IMD(dBc), IRL (dB)
35 30 25 20 15 10 5
30
-30
20
-40
10
-50
Gain IM3 IM7
0 1 2 3 Pout (W PEP)
Efficiency IM5
-60 -65 -70
0 900 905 910 915 920 Frequency (MHz)
-60 925
0 4 5 6
To receive Gerber files, DXF drawings, and assembly recommendations for the test board with fixture, contact applications support at support@sirenza.com.
303 S. Technology Court Broomfield, CO 80021
Phone: (800) SMI-MMIC 3
http://www.sirenza.com EDS-104013 Rev D
Efficiency (%)
Gain Efficiency
Input Return Loss (dB)
22 Gain (dB)
40
-8
SLD-1083CZ 2700MHz 4 Watt LDMOS FET
900 MHz Application Circuit
Bill of Materials - 900 MHz Application Circuit
Reference Designation C1 C2 L1 L2 C10 C11, C20 C12 C18 C19, C22 J1, J2 J3 R1 R2 R3 R30 R5 R7 R9 R90 RT1 U1 6 Screws 6 Washers PCB Heatsink Description CAP 68PF250V 5% 0603 CAP 18PF250V 2% 0604 IND, 16 nH 5% 0603 IND, 9.5 nH 5% nH 0603 CAP 0.1 UF 16V 10% 0603 CAP 1000 PF 50V 10% 603 CAP 68PF 250V 5% 603 LF CAP 10 UF 35V 20% TAN T ELECT CAP 0.1 UF 50V 10% 805 Connector SMA END 0.037 Connector MTA SMD R/A 2 PIN RES 324 1/16W 1% 603 RES 0 Ohm jumper 805 POT TRIM 500 OHM 2MM RES 49.9 1/16W 1% 603 RES 130 1/16W 1% 603 RES 210 1/16W 1% 603 RES 0 1/16W 5% 603 RES 1.0K 1/16W 1% 603 THERMISTOR 100K 5% 603 IC VOLT REG 100 MA 5 V SOT-23 SCREW #2-56 PHILIPS PAN HEAD WASHER #2 FLAT SS PCB, 30 mils thick Dk=3.48 machined alumininum Mfg ATC ATC coilcraft coilcraft AVX AVX ATC Kemet Panasonic Johnson Amp Panasonic Panasonic Panasonic Panasonic Panasonic Phillips Panasonic Panasonic Panasonic National various various Rogers various Mfg part # 600S680JT250XT 600S180GT250XT 0603CS-160XJB 0603CS-9N5XJB 0603YG104ZA2A 06035C102KAT2A 600S680JT250XT T494D106M035AS ECJ2YB1H104K 142-0751-821 640455-2 ERJ-3EKF3240V ERJ6GEY0R00V EVM-2WSX80B52 ERJ-EKF49R9V ERJ-3EKF1300V 9C06031A2100FKHFT ERJ-3GSY0R00V ERJ-3EKF1001V ERT-J1VV104J LM3480IM3-5.0 4350 -
To receive Gerber files, DXF drawings, and assembly recommendations for the test board with fixture, contact applications support at support@sirenza.com.
303 S. Technology Court Broomfield, CO 80021
Phone: (800) SMI-MMIC 4
http://www.sirenza.com EDS-104013 Rev D
SLD-1083CZ 2700MHz 4 Watt LDMOS FET
Package Outline Drawing
Chamferred Lead is FET Drain Lead Coplanarity Lead foot to backside 0.000 0.002 0.0000.002
0.290
0.160
R0.015
DETAIL A TOP VIEW
0.200 0.100 0.090
0.160
0.140 0.050 0.160
0.008
SIDE VIEW
DETAIL A
END VIEW
Recommended Landing Pads for the RF083 Package
Part Number Ordering Information
Part Number SLD-1083CZ Devices Per Reel 500 Reel Size 7''
All Dimensions are in inches
303 S. Technology Court Broomfield, CO 80021
Phone: (800) SMI-MMIC 5
http://www.sirenza.com EDS-104013 Rev D


▲Up To Search▲   

 
Price & Availability of SLD-1083CZ

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X